Abstract. The purpose of this paper was to investigate the reason why the interface delaminations occurred in the QFP structure. The stress concentration was the key factor responsible for the microcrack occurrence. In order to figure out which factors affect the stress distribution, the material's attributes and the structure's dimension were considered. The finite element program ABAQUS6.9 together with the analytical solutions of singular stress fields was used to calculate the stresses near the interface edges. In conclusion, it appeared that strong mismatches of the thermal expansion coefficients and material elastic constants of the chip and PCB would lead to serious singular stresses at the interface edges. Stress intensity factor K and stress singularity order  were given, based on which failure criterions could be established to predict the potential interface delamination. It is suggested that the good design of packaging structure depends on proper material selection and dimension determination.
Introduction
Nowadays, quad flat packages(QFPs) are widely used in electronics engineering. A QFP structure often consists of metal pins, solder and PCBs. This kind of structure has two common features such as interfaces and corners. The solder layer plays an important role in the mechanical and electric connections. The require-ments of highdensity,cost-effective performance for package have resulted in very high IO count in smaller dimensions in the chip design(A.Q. Xu et al.2000) [1]. Due to the mismatch of thermal and mechanical properties in the dissimilar material structures as well as the change in working or environment temperature, high stress singularity will appear at the interface edges. Since the solder interlayers tend to be weak mechanically, in which microcracking or delamination are more easy to occur, the strength and service life of the whole structure will be directly reduced (Yi lan Kang 1996) [2] . Therefore, the awareness of the stress state near the interface edges is very essential to the strength evaluation and life prediction.
Many researchers have studied these problems and have brought some methods to relax singular stresses at the interface edges. Failure criterions have also been discussed by some scientists. The stress singularity problems at the free edges of bonded dissimilar materials were analyzed previously(Shuir 1989 and Munz and Yang 1992) [3, 4] . The stress singularity problems of the edge of bonded bimaterial beams were discussed by some scholars (Kang et al. 1995) [5] . The stress singularities in an anisotropic wedge was analyzed (Chue et al.2001) [6] . The failure models and strength criterions were studied experimentally (Basaran et al. 2005 and Park et al. 2002) [7, 8] . Effects of geometrical structure and dimension on thermal stress distribution were analyzed based on the finite element method (Jiang et al. 2006 and Cho et al. 2009 ) [9, 10] .
The failure usually initiates at the singular stress point, and the knowledge of interfacial fracture mechanics is important to understand the failure mechanisms and to achieve better structure design. Although some jobs have been done by some scholars in this area (Seiji Ioka,and Keiji Masuda, et al.1999) [13] , there were relatively few papers to discuss the singular thermal stresses near the interface edges. It should be pointed out that, 1) the thermal stress is singular near the sharp corner of the electronic packages, it is difficult to calculate the singular stress fields by the conventional finite element method(J.M. Hu 1995) [11] ; 2) the effects of solder thicknesses for a pin/PCB joint on the singular thermal stresses were not systematically studied. In this paper, the above two problems are going to be researched.
Theoretical Background
If two materials with different elastic properties are bonded together, stress singularities often occur at free edges of the interface under mechanical or thermal loading. A general configuration of a joint between two rectangular plates is shown in Fig.1 . The stress states near the free edge of the interface (point o) is given by the following equation: 
where, T =T-T 0 is the temperature difference, T is the working temperature, and T 0 is the initial temperature. E is the Young modulus, and  E is the effective modulus. is the thermal expansion coefficient.
Fig.2. Section of the Package Components

Analysis of the QFP Welded Joints
The welded pin joint in a QFP structure is shown in Fig.2 . The upper layer is the pin, the bottom layer is the PCB, and the medium layer is the solder. The detailed dimension of these components is shown in Fig.2 . The material properties for the pin, PCB and solder are listed in Table. 1.The finite element model of the welded joint is given in Fig.3 . In order to guarantee the calculation accuracy, the meshes near the interface edges are refined systematically. During the compu-tation and analysis, the finite element model must be based on the following assumptions(Jamil Wakil,and Paul S Ho 2007) [12] : 1)Temperature for the thermal analysis dropped from 183C to an ambient environmental temperature of 20C, since the QFP package is in a stress free state over 183C-the melting point temperature of the solder. Simplifications are made to facilitate prediction of junction temperatures and therm-mechanical stresses.
2)Thermal cycling was not considered, and the temperature dropped from 183C to 20C in 90 minutes.
3)The temperature condition was applied simul-taneously to the entire package. 4)A horizontal line on the bottom substrate surface was fixed along the Y-direction to constrain free body motion. The upper horizontal line of the pin was constrained using the same pattern. These were the boundary conditions of the analysis model. 5)All component interfaces were assumed to adhere perfectly and the material properties do not change with the temperature. 
where FE   is the stress value calculated by the finite element method. Fig.5 shows an example of these plots. It was found that the slope of the straight line through the data points in the range -4<lg(r/L)<-3.2 was in good agreement with the analytically calculated  in Munz and Yang [4] . The y-intercept of the fitting curve represents the lgK and the slope of the fitting curve represents the -. Fig.6 shows the effect of  2 on the stress singularity order . It was found that the stress singularity order  was decreased with the increasing of  2 . Fig.7 shows the effect of  2 on K1/T. It can be seen that the K1/T increases with the increasing of 2. The stress intensity factor K1 is a very important parameter for crack initiation, i.e., when the K1 reaches an ultimate value, the interface failure will occur. 
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) was given in Fig.10 . It can be seen that  y /T decreases with the decreasing of k. In some cases (e.g. k<0.2), the compressive stresses will appear. Fig.11 , the effect of thickness of the solder layer on the peeling stress y/T was considered. In the analysis, the thermal and mechanical properties of the materials were constants. It was easy to see that the peeling stress y/T will increase with the increasing of the solder layer's thickness. Therefore, thinner solder layer is recommended on the premise of enough bonding strength. 
CONCLUSIONS
The thermal stress distribution at the interface between the chip and PCB was affected by the material's properties and the structure's dimension. The peeling stress's distribution is also dependent on the solder layer's thickness. The effects of  2 on K1 and  are different, and the stress intensity factor K1 is very important to predict the interface failure occurrence. The peeling stresses are directly proportional to the r - and the stress values near the free edges (when r approaches to zero) are very rigorous theoretically. It is in accordance with the results of the finite element analysis. The analysis of thermal stresses along the interface is very important for guiding the good design of packaging structures.
